State machine design
From CSSEMediaWiki
(Difference between revisions)
m (Reverted edits by Ebybymic (Talk); changed back to last version by Warwick Irwin) |
|||
| (21 intermediate revisions by 8 users not shown) | |||
| Line 2: | Line 2: | ||
1. Design a simple finite state machine. | 1. Design a simple finite state machine. | ||
| − | |||
| − | |||
| − | |||
2. Extend the design to allow deterministic or non-deterministic variants. | 2. Extend the design to allow deterministic or non-deterministic variants. | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
Latest revision as of 03:21, 25 November 2010
Finite State Machine
1. Design a simple finite state machine.
2. Extend the design to allow deterministic or non-deterministic variants.
