State machine design
From CSSEMediaWiki
Revision as of 02:08, 13 August 2009 by Warwick Irwin (Talk | contribs)
Finite State Machine
1. Design a simple finite state machine.
2. Extend the design to allow deterministic or non-deterministic variants.
