State machine design
From CSSEMediaWiki
Revision as of 04:36, 3 October 2008 by Dominic Winkler (Talk | contribs)
1. Design a simple finite state machine.
2. Extend the design to allow deterministic or non-deterministic variants.
1. Design a simple finite state machine.
2. Extend the design to allow deterministic or non-deterministic variants.
