State machine design
From CSSEMediaWiki
Revision as of 03:36, 19 August 2008 by Warwick Irwin (Talk | contribs)
1. Design a simple finite state machine.
2. Extend the design to allow deterministic or non-deterministic variants.
1. Design a simple finite state machine.
2. Extend the design to allow deterministic or non-deterministic variants.
